Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Search - Quartus ii

Search list

[VHDL-FPGA-Verilog] Quartus2-superLicense

Description: 万能Lisence,本许可适用于各个版本的Quartus-Omnipotent Lisence, this license applies to all versions of the Quartus
Platform: | Size: 19456 | Author: jiangmin | Hits:

[VHDL-FPGA-Verilog] PN

Description: 利用vhdl语言编程实现的pn码产生.在quartus ii中通过-The use of VHDL language programming code generated realize the pn. Quartus ii adopted in
Platform: | Size: 90112 | Author: zhangtian | Hits:

[VHDL-FPGA-Verilog] LEDWALK

Description: Verylog编写的　Quartus II平台的简单设计实例　附仿真波形-Verylog prepared Quartus II platform attached to a simple design example simulation waveforms
Platform: | Size: 86016 | Author: 许东滨 | Hits:

[VHDL-FPGA-Verilog] LEDWATER

Description: 流水灯　Verylog编写的　Quartus II平台的简单设计实例　附仿真波形-Water lights Verylog prepared Quartus II platform attached to a simple design example simulation waveforms
Platform: | Size: 94208 | Author: 许东滨 | Hits:

[VHDL-FPGA-Verilog] qts_qii52003

Description: Quartus II Tcl Scripting说明文档，详细说明了在quartus中如何使用Tcl脚本进行快速开发。-Quartus II Tcl Scripting documentation detailing how to use the Quartus Tcl script for rapid development.
Platform: | Size: 240640 | Author: 杨开轶 | Hits:

[VHDL-FPGA-Verilog] qts_qii53008

Description: Quartus II SignalProbe说明文档，详细说明了如何在QuartusII中使用SignalProbe进行快速调试。-Quartus II SignalProbe documentation detailing how to use QuartusII rapid SignalProbe debugging.
Platform: | Size: 572416 | Author: 杨开轶 | Hits:

[Other] quartusiihongmokuai

Description: 关于quartus ii 宏模块的介绍，方便FPGA开发-Quartus ii macro modules on Introduction to facilitate the development of FPGA
Platform: | Size: 7168 | Author: 王金栓 | Hits:

[VHDL-FPGA-Verilog] lunwen

Description: 详细介绍了VHDL语言的功能，运用Quartus II 平台完成信号发生器的设计-Detailed VHDL language features, the use of Quartus II platform to complete the design of signal generator
Platform: | Size: 354304 | Author: whxllw | Hits:

[Embeded-SCM Develop] quartus

Description:
Platform: | Size: 10531840 | Author: liuhongjie | Hits:

[VHDL-FPGA-Verilog] Crack_QII8.0

Description: quartus 8 的内存注册机，已经试验过，非常好用，完全破解。-quartus 8 Zhuceji memory has been tested, very easy to use, completely broken.
Platform: | Size: 15360 | Author: 庄保国 | Hits:

[Other] Crack_QII72

Description: QUARTUS-7.2的破解软件，可以破解QUARTUS-7.2，能用到2034年。-The crack QUARTUS-7.2 software, can crack QUARTUS-7.2, can be used to in 2034.
Platform: | Size: 337920 | Author: 苏洲 | Hits:

[VHDL-FPGA-Verilog] paobiao

Description: 给出了数字跑表的源代码，设计了分频模块，实现了真实的时间计数，通过这个工程的训练，能更好的了解Quartus II数字电路开发的过程。-Digital stopwatch given the source code, design the sub-frequency module, the realization of the true count of time, through this project the training, to better understand the Quartus II development of the process of digital circuits.
Platform: | Size: 237568 | Author: 张应辉 | Hits:

[Books] AnExperimentOfDE2_70

Description: 本文介绍的是一个具体的例子，给出了借助QUARTUS II 7.2和Nios II 7.2 IDE实现跑马灯实验的整个流程。-This article describes a specific example given by QUARTUS II 7.2 and Nios II 7.2 IDE Marquee experimental realization of the entire process.
Platform: | Size: 1060864 | Author: Wuxinmin | Hits:

[Other] DSP

Description: 学习fpga/cpld的书籍，介绍quartus 2及dsp builder的使用，-Learning fpga/cpld books, introduced quartus 2 and dsp builder use,
Platform: | Size: 14001152 | Author: 彭武军 | Hits:

[Other] Sinout

Description: dds正弦可控发生计全结果 用到matlab，dsp，Quartus II 6.0软件-dds controllable sinusoidal occurred wholly the result of use of matlab, dsp, Quartus II 6.0 software
Platform: | Size: 134144 | Author: linjun | Hits:

[VHDL-FPGA-Verilog] vga_timing

Description: 此乃VGA驱动的详细源码，并配有PLL。使用Quartus II 开发。-This is a detailed source VGA driver with a PLL. Use Quartus II development.
Platform: | Size: 253952 | Author: 荣俊齐 | Hits:

[VHDL-FPGA-Verilog] PS_2

Description: 此模块用于"PS/2接口的鼠标或键盘"与"具有外部读写的8位并口单片机"双向通信模块. Verilog HDL语言编写,在Quartus II 8.1 (32-Bit)软件中编译,并下载至EPM7128SLC84-10芯片中通过. 文件中有详细的注解. 此模块具有对于PS/2时钟和数据线的滤波功能,这样减少外部干扰，保证通信的可靠性！ -This module for the "PS/2 mouse or keyboard interface" and "read and write with an external parallel port single-chip 8" two-way communication module. Verilog HDL language, in the Quartus II 8.1 (32-Bit) software compiler and downloaded to EPM7128SLC84-10 chip through. document detailed comments. This module has the PS/2 clock and data line filtering, so that to reduce the external interference, and ensure the reliability of communication!
Platform: | Size: 5120 | Author: yuantielei | Hits:

[VHDL-FPGA-Verilog] newvhdl

Description: 在 Quartus II 7.1平台下，用VLDL写的一个计时器的程序-a timer written in VLDL in Quartus II 7.1 platform
Platform: | Size: 72704 | Author: xwl | Hits:

[File Format] QUARTUS_II_compile_and_simulate

Description: Verilog HDL 在QUARTUS II下的编译和仿真顺序-Verilog HDL in QUARTUS II compiler and simulation under the order of
Platform: | Size: 1567744 | Author: 陈阿水 | Hits:

[VHDL-FPGA-Verilog] VGAdisplay

Description: VHDL入门实验。256色VGA显示驱动 开发软件Quartus II 6.0 芯片EP2c8Q208-VHDL entry experiment. 256-color VGA display driver development software Quartus II 6.0 chip EP2c8Q208
Platform: | Size: 421888 | Author: 唐锐 | Hits:
« 1 2 ... 4 5 6 7 8 910 11 12 13 14 ... 50 »

CodeBus www.codebus.net